www.drgateway.com/dr-embedded
Search Solutions  
OK
67 "JPEG" IP

1
Hardware 8-bit/12-bit JPEG Codec IP
Chips&Media CODAJ12V is a standalone and high-performance JPEG codec IP that can perform JPEG Baseline/Extended and MJPEG decoding and encoding.

2
1080p60 Multi-Format Decoder IP
Allegro DVT’s D190 video decoder family is a multi-format decoder ideal for many applications with its support for sub-frame latency and optmized for HD resolutions. It can support multiple formats in...

3
1080p60 Multi-Format Decoder IP
Allegro DVT’s D195 video decoder family is a multi-format decoder ideal for many applications with its support for sub-frame latency and optmized for HD resolutions. It can support multiple formats in...

4
4K/8K Scalable Multi-Format Video Decoding IP Core
AL-D310 is the Allegro DVT’s ultimate multi-format, multi-stream real-time hardware decoder IP core, for all semiconductor manufacturers looking to integrate a high-performance video decoding solution...

5
4K/8K Scalable Multi-Format Video Decoding IP Core
AL-D300 is the Allegro DVT’s ultimate multi-format, multi-stream real-time hardware decoder IP core, for all semiconductor manufacturers looking to integrate a high-performance video decoding solution...

6
4K/8K/16K Scalable Multi-Format Video Decoding IP Core supporting VVC
AL-D320 is Allegro DVT’s decoder IP core which adds support for the VVC video format. It is a multi-format, multi-stream real-time hardware solution for all semiconductor manufacturers integrating a ...

7
4K/UHD 4:2:0/4:2:2 Multi-Format Encoder
Allegro DVT’s AL-E200 encoder IP features a new hardware architecture that minimizes the silicon area while enabling 4K resolution encoding in a single core. The AL-E200 encoder is built around a true...

8
AV1 Encoder - 4K/30 scalable up to 8K
The AL-E215 is Allegro DVT’s second generation AV1 video encoder IP supporting real-time and file-based encoding. Built upon a true multi-format architecture, it provides support for AV1, VP9, H.265/H...

9
Enhanced Multi-Format Encoder Supporting AV1
Allegro DVT’s AL-E210 is the first video encoder IP to implement real-time and file-based encoding in AV1 format. Built upon a true multi-format architecture, it provides support for AV1, VP9, H.265/H...

10
Legacy Formats Decoder IP
Allegro DVT’s AL-D105 is a multi-format, multi-stream, video decoder IP core, capable of decoding 12 different video formats up to H.264/AVC 1920x1080i@60fps. The AL-D105 has been silicon proven in mu...

11
Up To 5 MPixel Multi-Format Encoder
Allegro DVT’s E195 video encoder family is ideal for many applications due to its support of sub-frame latency and an enhanced video surveillance feature set. Add to that the fact that it also support...

12
Up To 5 MPixel Multi-Format Encoder
Allegro DVT’s AL-E150 is a silicon proven, real-time, true multi-format hardware encoder IP supporting H.264/AVC, H.265/HEVC and JPEG still image formats. It is capable to support up to 5 MPixels in a...

13
Up To 5 MPixel Multi-Format Encoder
Allegro DVT’s E190 video encoder family is ideal for many applications due to its support of sub-frame latency and an enhanced video surveillance feature set. Add to that the fact that it also support...

14
Video Encoder - 4k60 Scalable up to 8K120
The E300 Series, a new generation of video Encoder IPs built upon a higher performance architecture with support for resolutions from 4K60 up to 8K120.

15
10/12-bit Extended and 8-bit Baseline JPEG Image & Video Decoder
The JPEG-D-X core from Alma Technologies is a standalone and high-performance JPEG decoder for still image and video compression applications. Compliance with the Baseline and the Extended Sequential ...

16
Lossless MJPEG Decoder
The logiJPGD-LS Motion JPEG (MJPEG) Decoder is Xylon’s logicBRICKS IP core for still image and video decompression applications on AMD-Xilinx MPSoC, SoC, and FPGA devices. It includes all logic blocks...

17
Motion JPEG Encoder
The logiJPGE Motion JPEG Encoder is JPEG standard Baseline DCT compliant encoder IP core for still image and video decompression applications on Xilinx All Programmable SoC and FPGA devices. It includ...

18
Multi-Channel MJPEG Decoder
The logiJPGD Multi-Channel Motion JPEG Decoder is JPEG standard Baseline DCT compliant decoder IP core for still image and video decompression applications on Xilinx All Programmable SoC and FPGA devi...

19
Scalable UHD JPEG 2000 Encoder - 8 up to 16 bits per Component Lossy or Numerically Lossless Image & Video Compression
The UHT-JPEG2K-E core from Alma Technologies is a very high performance self-contained JPEG 2000 encoder IP core, designed to provide the extreme performance needed by modern image and video compressi...

20
Scalable UHD JPEG Decoder − Ultra-High Throughput, 8/10/12-bit per component
The UHT-JPEG-D core from Alma Technologies is a very high performance 8-bit Baseline and 12-bit Extended JPEG decoder, designed to enable the massive pixel rates of 4K & 8K UHD resolutions and high fr...

21
Scalable UHD JPEG Encoder − Ultra-High Throughput, 8/10/12-bit per component and CBR video encoding
The UHT-JPEG-E core from Alma Technologies is a very high performance 8-bit Baseline and 12-bit Extended JPEG encoder, designed to enable the massive pixel rates of 4K & 8K UHD resolutions and high fr...

22
Scalable Ultra-High Throughput JPEG-LS Encoder
The UHT-JPEGLS-E core is a JPEG-LS encoder, compliant to ISO/IEC IS 14495-1 | ITU-T Recommendation T.87 standards. It supports encoding of 4:4:4, 4:2:2, 4:2:0 and 4:0:0 (grayscale) video streams, in 8...

23
TicoXS | JPEG XS 4K Encoder / Decoder IP-core
JPEG XS has been co-created by intoPIX. TicoXS is an evolution of TICO RDD35 offering more compression capabilities with an extremely small footprint in ASIC and FPGA and fast performances on CPU & G...

24
TicoXS | JPEG XS 8K Encoder / Decoder IP-core
JPEG XS has been co-created by intoPIX. TicoXS encoder / decoder is a visually lossless and JPEG-XS compliant IP-core specifically designed for the industry. This revolutionary technology is extremely...

25
Full HD/UHD video and vision integrated platform solution
The videantis v-MP4180HDX is a unified video & vision platform integrating both full-HD/UHD multi-standard video codecs and embedded vision acceleration on a single silicon footprint with minimum load...

26
JPEG Decoder 1-pixel/clock
- Baseline JPEG encoder/decoder described in RTL compliant with ISO/IEC 10918-1

27
JPEG Encoder 1-pixel/clock
- Baseline JPEG encoder/decoder described in RTL compliant with ISO/IEC 10918-1

28
Visually LossLess compression hardware RTL core that complies with ISO/IEC-21122-1 (JPEG XS)
TMC’s JPEG XS encoder / decoder IP is Visually LossLess compression / decompression hardware RTL core that complies with ISO/IEC-21122-1 (JPEG XS). The logic gate count and internal memory capacity ar...

29
Visually LossLess decompression hardware RTL core that complies with ISO/IEC-21122-1 (JPEG XS)
TMC’s JPEG XS encoder / decoder IP is Visually LossLess decompression hardware RTL core that complies with ISO/IEC-21122-1 (JPEG XS). The logic gate count and internal memory capacity are optimized to...

30
Baseline and Extended JPEG Decoder Core
The JPEG-DX-S Decoder decompresses JPEG images and the video payload for Mo-tion-JPEG container formats. It accepts compressed streams of images with 8-bit color samples and up to four color component...

31
Baseline and Extended JPEG Decoder Core
The JPEG-DX-S IP core is an area-efficient, high-performance JPEG decoder conforming to the Baseline Sequential DCT and the Extended Sequential DCT modes of the ISO/IEC 10918-1 standard. It decompre...

32
Baseline and Extended JPEG Encoder Core
This JPEG compression IP core supports the Baseline Sequential DCT and Extended Sequential DCT modes of the ISO/IEC 10918-1 standard. It implements an area-efficient, high-performance, ASIC or FPGA ha...

33
Baseline JPEG Encoder Core
This JPEG compression IP core supports the Baseline Sequential DCT modes of the ISO/IEC 10918-1 standard. It implements an area-efficient, high-performance, ASIC or FPGA, hardware JPEG encoder with re...

34
Hardware RTP Stack for JPEG Stream Encapsulation
Implements a Real Time Transport Protocol (RTP) hardware stack that encapsulates JPEG streams to RTP packets compliant with RFC 2435.

35
Lossless & Near-Lossless JPEG-LS Decoder
The JPEG-LS-D core implements a highly efficient and low-power, lossless and near-lossless image decompression engine that is compliant to the JPEG-LS, ISO/IEC 14495-1 standard.

36
Lossless & Near-Lossless JPEG-LS Encoder
The JPEG-LS-E core implements a highly-efficient, low-power, lossless and near-lossless image compression engine that is compliant to the JPEG-LS, ISO/IEC 14495-1 standard.

37
Motion JPEG Over IP - HD Video Encoder Subsystem
This Video Over IP Subsystem employs JPEG compression and RTP/UDP/IP encapsulation to enable the rapid development of complete motion JPEG video streaming products. Hardware reference designs and cust...

38
Ultra-Fast Baseline and Extended JPEG Decoder Core
This JPEG decompression IP core supports the Baseline Sequential DCT and Extended Sequential DCT modes of the ISO/IEC 10918-1 standard. It implements a scalable, ultra-high-performance, ASIC or FPGA, ...

39
Ultra-Fast Baseline and Extended JPEG Encoder Core
This JPEG compression IP core supports the Baseline Sequential DCT and the Extended Sequential DCT modes of the ISO/IEC 10918-1 standard. It implements a scalable, ultra-high-performance, ASIC or FPGA...

40
JPEG Codec 4K(YUV422) 48fps@200MHz. (4Sample/clk)
The KJN-6 conform to the JPEG baseline format for compressing/decompressing still images.

 | 
 Previous Page
 | 1 | 2 | 
Next Page 
 | 
 Back

Partner with us

List your Products

Suppliers, list and add your products for free.

More about D&R Privacy Policy

© 2024 Design And Reuse

All Rights Reserved.

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.